3

7

8

9

10

11

12

13

14

1 2 8454859399

Serial No.:	09/870,531	Art Unit:	2827

IN THE CLAIMS

1. (currently amended) A method for fabricating a silicon based package (SBP) in the sequence as follows:

starting with a wafer composed of silicon and having a first surface and a reverse surface which are planar as the base for the SBP,

then forming an interconnection structure including multilayer conductor patterns over the first surface, then forming a protective overcoat layer over the interconnnection structure, and then forming a temporary bond between the protective overcoat layer of the SBP and a wafer holder, with the wafer holder being a rigid structure, then thinning the reverse surface of the wafer to a desired thickness to form an ultra thin silicon wafer (UTSW) for the SBP,

then forming via holes which extend through the UTSW, [and]

then forming metallization in the via holes with the metallization extending through the UTSW, and

then remove the temporary bond.

- 2. (previously presented) The method of claim 1 including bonding the metallization in the via holes to pads of a carrier.
- 3. (previously presented) The method of claim 1 including forming capture pads on the first surface prior to thinning the wafer.
- 4. (previously presented) The method of claim 1 including:
- 2 initially forming capture pads on the first surface,
- then forming the interconnection structure over the first surface and the capture pads,
- then forming the temporary bond of the wafer holder to the reverse surface, and then thinning the wafer, thereby forming the UTSW.

FIS9-2000-0412-US1

Serial No.:	09/870,531	Art Unit:	2827	
			•	
	presented) The method of claim 1 including:			
	forming capture pads on the first surface,		_	
	rming interconnection structure over the first			
then for	rming the temporary bond of the wafer holder	r to the reverse su	rface,	
	inning the wafer, thereby forming the UTSW,			
then for	rming the via holes through the UTSW down	to the capture pa	ds.	
6. (previously	presented) The method of claim 1 including:			
	forming capture pads on the first surface,			
	rming interconnection structure over the first			
then fo	rming the temporary bond of the wafer holder	r to the reverse su	ırface,	
	inning the wafer, thereby forming the UTSW,			
	rming the via holes through the UTSW down			
then fo	rming a dielectric layer over the surface of the	e wafer leaving th	e bottoms o	
the via holes c	lear with the capture pads exposed, and			
then forming the metallization in the via holes in contact with the capture pads.				
7. (previously	presented) The method of claim 1 including:			
	y forming capture pads on the first surface,			
then forming interconnection structure over the first surface and the capture pads				
then forming the temporary bond of the wafer holder to the reverse surface,				
then thinning the wafer, thereby forming the UTSW,				
then fo	orming the via holes through the UTSW down	to the capture pa	ads,	
then fo	orming a dielectric layer over the surface of th	e wafer leaving t	he bottoms o	
the via holes	clear with the capture pads exposed,			
then depositing metal pads into the via holes in contact with the capture pads, and				
			•	

then form metal joining structures on the metal pads.

2

3 4

5

6

6

7

		Art Unit:	2927
Serial No.:	09/870,531	Art Unit:	2021

- 8. (previously presented) The method of claim 1 including initially forming via holes in the first surface prior to thinning the wafer.
- 9. (previously presented) The method of claim 1 including the steps as follows:
 initially forming via holes in the first surface prior to thinning the wafer,
 then forming a dielectric layer covering the via holes.
 - 10. (previously presented) The method of claim 1 including the steps as follows:

 initially forming via holes in the first surface prior to thinning the wafer,

 then forming a dielectric layer over the surface of the wafer including the via holes,

 and
 - then forming a through via/cap pad layer of a first metal layer over dielectric layer including the via holes.
- 1 11. (previously presented) The method of claim 1 including the steps as follows:
 2 initially forming via holes in the first surface prior to thinning the wafer,
 3 then forming a dielectric layer over the surface of the wafer including the via holes,
 4 then forming a through via/cap pad layer of a first metal layer over dielectric layer
 5 including the via holes, and
 - then planarizing to remove the via/cap pad layer above the surface of the dielectric layer, thereby forming vias in the via holes.

Serial No.:	09/870,531	Art Unit:	2827
initiall then fo	ly presented) The method of claim 1 including the y forming via holes in the first surface prior to the rming a dielectric layer over the surface of the worming a through via/cap pad layer of a first meta	inning the waf afer including	er, the via holes,
including the	•		
layer, thereby	y forming vias in the via holes, and orming an interconnection structure over the first		•
metal layer. 13. (previous	sly presented) The method of claim 1 including t		
	initially forming via holes in the first surface pri orming a dielectric layer over the surface of the w orming a through via/cap pad layer of a first met	afer including	the via holes,
including the	via holes, planarizing to remove the via/cap pad layer above		
then t	y forming vias in the via holes, and forming interconnection structure over the first st first metal layer,	ırface includir	ng the metal
	forming the temporary bond to the rigid wafer ho	lder on the re	verse surface,
then	thinning the wafer to the desired thickness of the	utsw.	

Serial No.:	09/870,531	Art Unit:	2827
14. (currently	amended) A method for fabricating	a silicon based package (Sl	3P)
comprising:			
	ing a base for the SBP comprising a	wafer composed of silicon a	nd having a
***	nd a reverse surface which are plans		
	rming via holes which extend partia		the first
	ds the reverse surface with the each		
•	reverse surface,		
then fo	orming a dielectric layer covering the	first surface of the silicon	wafer and the
	distal portions of the dielectric layer		
	the distal portions are closest to the		
	orming metal vias in the via holes on		oximal ends
	at the first surface and distal ends (
	s of the dielectric layer, thereby bein		
	orming an interconnection structure		
	d vias and the dielectric layer,		
	forming a protective overcoat layer o	ver the interconnnection st	ructure,
	orming a temporary bond between t		
	nolder, with the wafer holder being a		
	e wafer exposed,		
	hinning the reverse surface of the wa	afer to a desired thickness to	o form an ultra
	rafer (UTSW) for the SBP exposing (
	distal ends of the metal vias, and	•	
	emoving the distal portions of the di	electric layer exposing the	listal ends of

the metal vias which extend through the UTSW, and

then removing the temporary bond.

2

3

4

1

2

3

4

5

6

7

8

Serial No.:	09/870.531	•	Art Unit:	2827
Col. 140.				

15. (previously presented) The method of claim 14 including the steps of forming the metal vias by forming a blanket through via/cap pad layer of a first metal layer over dielectric layer including the via holes, followed by planarizing the via/cap pad layer down to the surface of the dielectric layer, thereby forming the metal vias in the via holes.

16. (previously presented) The method of claim 14 including the steps of forming the metal vias by forming a blanket through via/cap pad layer of a first metal layer over dielectric layer including the via holes, followed by planarizing to remove the via/cap pad layer above the surface of the dielectric layer, thereby forming the metal vias in the via holes,

then forming the interconnection structure over the first surface including the metal vias and the first metal layer,

then forming the temporary bond to a rigid wafer holder on the reverse surface, and then thinning the wafer to the desired thickness of the UTSW.

Claims 17-24 (canceled)

Art Unit: 2827

	Serial No.:	09/870,531	Art Offic. 2027
1	25. (previous)	y presented) A method for fabric	cating a Silicon Based Package (SBP) in the
2	sequence as fol	lows:	
3	starting	with a wafer composed of silicor	and having a first surface and a reverse
4	surface which	are planar as the base for the SB	P,
5	then for	ming an interconnection structu	re including multilayer conductor patterns
6	over the first s		
7	then for	ming a protective overcoat layer	composed of polyimide over the
8	interconanecti		
9	then for	rming a temporary bond between	the protective overcoat layer of the SBP
10	and a wafer he	older, with the wafer holder bein	g a rigid structure,
11	then th	inning the reverse surface of the	wafer to a desired thickness to form an
12	Ultra Thin Sil	icon Wafer (UTSW) for the SBP,	,
13	then fo	rming via holes which extend thr	ough the UTSW, [[and]]
14	then fo	rming metallization in the via ho	les with the metallization extending through
15	the UTSW <u>. an</u>	<u>d</u>	
16	then re	moving the temporary bond.	
1	26. (previous	ly presented) The method of clai	m 25 including:
2		g the temporary bond with polyi	
3		ng the temporary bond by laser s	

Serial No.: 09/870,531

2827

Art Unit:

Garlat 170
27. (currently amended) [[A]] The method for fabricating a silicon based package (SBP)
and SBP in accordance with claim 30 comprising:
providing a base for the SBP comprising a wafer composed of silicon and having a
first surface and a reverse surface which are planar,
then forming via holes which extend partially through the wafer from the first
surface towards the reverse surface with the each via hole having a base thereof which is
closest to the reverse surface,
then forming a dielectric layer covering the first surface of the silicon wafer and the
via holes with distal portions of the dielectric layer being located at the bases of the via
holes, so that the distal portions are closest to the reverse surface,
then forming metal vias in the via holes on the dielectric layer with proximal ends
being located at the first surface and distal ends of the metal vias being located on the
distal portions of the dielectric layer, thereby being closest to the reverse surface,
then forming an interconnection structure including multilayer conductor patterns
over the metal vias and the dielectric layer,
then forming a protective overcoat layer composed of polyimide over the
interconnnection structure,
then forming a temporary bond between the protective overcoat layer of the SBP
and a wafer holder, with the wafer holder being a rigid structure leaving the reverse
surface of the wafer exposed,
then thinning the reverse surface of the wafer to a desired thickness to form an
Ultra Thin Silicon Wafer (UTSW) the UTSW for the SBP exposing the distal portions of
the dielectric layer covering the distal ends of the metal vias, [[and]]
then removing the distal portions of the dielectric layer exposing the distal ends of
the metal vias which extend through the UTSW; and
then releasing the temporary bond.

Serial No.:

1 2 3

> 1 2 3

> > 5

б

7

8

9

10

11

12

13

14

09/870,531

2827

Art Unit:

28.	(previously presented) The method of claim 27 including:
	forming the temporary bond with polyimide, and
	releasing the temporary bond by laser ablation.
,	Please add the following claims
29.	(new) A method for fabricating a Silicon Based Package (SBP) from a silicon wafer
whi	th has a first surface and a reverse surface which are planar by thinning the reverse
suri	ace of the silicon wafer to form an Ultra Thin Silicon Wafer (UTSW) with a desired
thic	kness by the following steps:
	first starting with the silicon wafer as the base for the SBP,
	then performing alternative sequences of the steps which follow:

and subsequently filling the via holes with metallization, and
thinning the reverse surface of the wafer to a desired thickness to form the UTSW
for the SBP, and

forming via holes deep enough to extend from the first surface to the desired

thickness in the silicon wafer prior to the step of thinning the reverse surface of the wafer,

forming a temporary bond between the silicon wafer and a wafer holder leaving the

thereafter releasing the temporary bond.

reverse surface exposed, with the wafer holder being a rigid structure,

Serial No.:	09/870,531	Art Unit:	2827
30. (new) The	method of claim 29 including the	steps performed in the seques	ice as follows:
perform	ning a step of forming an intercor	mection structure including r	nultilayer
conductor pat	terns over the first surface of the s	ilicon wafer;	
then for	rming a protective overcoat layer	over the interconnnection str	ucture,
then fo	rming the temporary bond betwee	n the protective overcoat lay	er of the SBP
and the wafer	holder leaving the reverse surface	exposed;	
then th	inning the reverse surface of the v	vafer to a desired thickness to	form the
UTSW for the	SBP;		,
then fo	rming via holes which extend thro	ugh the thickness of the UTS	W;
then fo	rming metallization in the via hol	es with the metallization exter	nding through
the thickness	of the UTSW; and		
thereaf	ter releasing the temporary bond.		

Serial No.: 09/870.531

Art Unit:

Serial No.:	08/07 0,00 1	
31. (new) The	method of claim 29 including t	the steps performed in the sequence as follows:
perfor	ming a step of forming via holes	which extend partially through the wafer
		rom the first surface towards the reverse
		thereof which is closest to the reverse surface,
		ng the first surface of the silicon wafer and the
		layer being located at the bases of the via
	the distal portions are closest to	
		es on the dielectric layer with proximal ends
		nds of the metal vias being located on the
_		being closest to the reverse surface,
_		cture including multilayer conductor patterns
	l vias and the dielectric layer,	
then f	forming a protective overcoat la	yer over the interconnnection structure,
		ween the protective overcoat layer of the SBP
	nolder, leaving the reverse surf	
	·	he wafer to a desired thickness to form the
	•	ons of the dielectric layer covering the distal

ends of the metal vias,

the metal vias which extend through the UTSW, and

thereafter releasing the temporary bond.

then removing the distal portions of the dielectric layer exposing the distal ends of